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ABSTRACT 
It has been theoret ically demonstrated that the single 
stuck-at rault model for a PLA does not COYer as many flUlls 
as the single crosspoint model. What has not been 
demonstrated is the real relative: effectiveness of test se ts 
generated using these models. Thill paper presenu the 
rcSU113 of a study involving presenting a number of test sets 
to fabricated PLAs to determine \heireffectiveneu. The lest 
SclS included weighted random patterns, of particular 
in terest owing to PLAs being random resisllnl . Details arc 
given of a method to generale weights. laking into account a 
PLA's structure. 
1. Il"rfRODUCTION 
PLAs arc used extensively as modules within a chip 
and are incorporated into both standard ce11 and custom 
designs. Much has been written regarding testing PLAs and 
the fault models employed to generate teslS. In order to 
increase coverage to include mult iple faults, many 
approaches require design for tcstability of the PLAs, 
involving varying amounts of hardware overhead compared 
to an unmodified PLA. A good survey of these may be 
found in Agarwal (1985) and more recen t examples are 
Reddy &. Ha (1987), Upadhyaya &. Saluja (t988) and Liu &. 
McCluskey (1988) . Other approaches deal with an 
unmodified PLA, which will n01 have any overhe ads 
associated with it, although will not have as high a 
guaranteed fault coverage. Notwithstanding this, in many 
applications where speed andlor arca are critical, the 
overheads involved in producing an easily testable design 
are considered unacceptable, with the result that efforts have 
been directed at investigatinglhe generation of effective tcst 
sets. It is this class of PLAs towards which this paper is 
directed. 
The tradit ional fault model used in test panero 
generation schemes is the stuck·at model, and early PLA lest 
generation systems used this model (e.g. Muehldorl & 
Williams, 1m; Eichelberger & Lindbloom, 1980). In this 
approach, the PLA is effect ivcly modelled as a collection of 
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gates, and tests are generaled by assuming!ingle stuck faults 
occur on the nodes of this gate equivalent circuit. 
A potential problem with the stuck·at model is tha t it 
does not explicitly take into account bridging fCiults. The 
structure of a PLA, with its long runs in metal, is such that 
this type of failure is likely to happen. There is 00 a priori 
guaranlee that a stuck·altest set will detect bridging faults. 
Furlher, il is nOI feasible to analytically determine the 
effectiveness of a stuek·at test at detecting these faults. 
Consequently, it is unpredictable how well a sluck-atlest set 
wiIl detect bridging faults. 
Mor e recent approaches (e.g. Wei &. 
Sangiovanni·Yincenlelli, 1985; Robinson &. Rajski, 1988) 
use the crosspoint fault model (Oslapko & Hong, 1979), 
which is concerned with the potential presence or absence 
of programming transistors in the Inays. Tests are then 
generated 10 detect these conditions. As with the stuek·at 
model , bridging failures arc not uplieitly taken into 
considerat ion. However, it is possible to analY1.t the 
efficiency of crosspoint tests with regard to many bridging 
failures (Ostapko & Hong, 1979) with the result that single 
crosspoint tes ts are guaranteed to detect many bridging 
failures also. Further, stuck·at faults can be shown to be a 
subset of crosspoint faults. 
In order to overcome some of the theoretical 
deficiencies of the stuek·at model, Cornelia &. Agrawal 
(1989) have proposed a "conditional stuek·at" model, which 
requires that a generated vector detect not o nly a targetted 
fault, but also produce a specific binary value on another 
specified line in the gate level circuit description. By doing 
this the fault coverage is extended 10 guarantee inclusion of 
single crosspoint faults and single bridging faUlts. 
Adopting a more gcneral approach, bridging faults 
and multiple stuck·at faults can be shown to be equivalent 
to multiple crosspoint faults (Ligthart&. Stans, 1989) so that 
I multiple crosspoint test set will achieve the highest 
coverage of those fau lts believed to be the most commonly 
occurring. However, the single crosspoint model is the one 
adopted for test generation systems, and there have been 
investigations regarding the multiple fau lt coverage of the 
test sets generated (Agarwal, 1980; Rajski & T'yszer,l986). 
Coverage of mult iple faults is good, but not guaranteed. 
Compared to a singlc stuck-at test set, a crosspoint tcst 
set size is larger because of the largcr number of faults 
considered. The gate Icvel model building effectively 
ignores any "crosspoints" which have no tJansislon since 
Ihese will nOI contribute to any gate. However, larger test 
sets may have a better chance of detecting other faulls, in 
particular stuck open or transi tion faullS (Waicukauski. 
1988) so this is not necessarily a disadvantage. 
One of the problems of investigations regarding 
multiple fault coverage is the implicit assumption about the 
structure of the PLA. In particular, no attention is paid to 
the fact that the PLA may be folded. In this case many 
O'osspoints are no longer physically present. so that a subset 
of the faullS considered are no longer realistic since they 
cannot occur. Further to this. due to the resultant 
geometries, many other faullS. notably bridging. will not 
realistically occur (without causing catastrophic failure for 
which no sophisticated test is required). Consequently, the 
equivalent multiple crosspoint fault will also not occur. 
The result is that for fabricated PLAs, Ihe siluation is 
complex and not readily amenable to general analysis. 
Although investigations such as inductive fault analysis 
(Ferguson &. Shen, 1988) can suggest likely failure modes it 
is nOI clear how reliably simulation resullS can predict the 
e{{ectiveness of a test set in detecting defective chips. 
Because of the tradeoCrs involvcd between test sct size, 
potential fault coverage and (to a lesser extent) generation 
time. a userul comparison is to determine which (if eithcr) 
method generates tests which are more effective in screening 
real chips. Although bridging failures have been mentioned 
above. there are many other types of failures possihle 
(Ferguson &. Shen, 1988), and it is not feasible to attempt to 
take them all into account, either in fault simulation or in 
theoretical analyses. What has been noticeably absent in all 
discussions regarding test sets and fault models is 
experimental data derivcd from testing real, fabricated 
PLAs. 
Given a variety of test sets generated using different 
fault models, it is desirable to know the re lative effectiveness 
of each set in screening defective chips. This paper reports 
the results of such a comparison, which can be realistically 
carried out only by testing fabricated silicon. since any faull 
rimulator is limited to the fault models supported. 
2. TEST SETS CONSIDERED FOR EVALUATION 
1. Stuck·at tests generated using the ATC program. 
This is an internal program which is designed for 
general logic, and consists of a random pallern 
phase foDowed by a D.algorithm phase. The 
program is not specifically oriented towards 
PLAs, with the result that t~t generation times 
arc longer than could be achicved with a more 
specific approach. A gate level description of a 
PLA is required. 
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2. Test SCIS derived using the plates! program. This 
is another in ternal program which is heuristically 
based and uses a combination of stuck·at and 
crosspoint models. 
3. Two crosspoint test sets, one generated using the 
Berkeley platypus program (Wei &. 
Sangiovanni-Vincentclli, 1985) and the other 
using the McGill University planet program 
(Robinson & Rajski, 1988). 
4. A we igh led random pattern test sel generated by 
the implant program (a modification of 
Wunderlich. 1985). These are of particular 
interest since PLAs are known to be resistant to 
conventional random patterns. 
3. GENERATION OF WEIGHT E D RANDOM 
PAlTERNS 
Usually PLA's arc not considered to be random 
pattern testable, since product terms which depend on a 
large number of literals are activated with a low probability. 
In many eases random paltern testability cannot be 
improved by using weighted random patterns corresponding 
to a single set of weighlS, because different product terms 
might have contradictory weight requirements. For 
multilevel combinational circuits this problem can be solved 
by computing multiple selS of weights (Waicukauski. 1988, 
Wunderlich. 1988). This approach can be applied to PLA's 
as well. 
Computing multiple sets of weigh ts is based on 
computing fault detection probabilities. Let X:= (XI , .... x"') 
IE (0,1)", denote a set of weights corresponding to the input 
probabilities. i.e. input iE 1 is set to a logical - I" wilh 
probability .It For each fautt IE F the detection prohability 
PI(X) is the probability thai I is detected by one randomly 
selected input pattern corresponding to X. 
It is shown in Wunderlich (1988) that for a given 
number N of random pallerns a set of weigbts X is optimal, 
if thc ell:pression 
J~ (X);.= I.e -N p,(){) 
/<F 
is minimized. Optimizing procedures arc also presented 
there. Moreover, it is shown that multiple selsof weights can 
be computed by dividing FinlO subselS Ft, F2 such that 
II grad (Jp (X) II + II grad J:J. (X) II 
is maximal. Two sets of weights Xl and xl arc computed by 
minimi7jng J~ (Xl) and Jf; (X2), respectively. Details can 
be found in Wunderlich (1988). Obviously, a fast method for 
computing fault detect ion probabilities Pf(X) a nd 
conditional probabil ities Pf(X,Oi ). p/(X,l/) is required. The 
laller is needed to compute the first partial derivative 
dp/(X) 
dx s: x/(p/(X,lj)-p/(X,O/» 
I 
and to compute the gradients. 
Two major changes are required in order to adopt this 
approach for PLA's: 
a more complex faulty behavior must be 
considered, e .g. bridging faults or crosspoint 
faults, 
the two·level description of a PLA should be 
used for estimating fault detection probabilities 
more efficiently. 
3.1 F.uJl Il\jectlon 
Let J := (iI' "', i"J and 0:: (°1, ... ,011) be the primary 
inpulS and outputs, respectively. The function of a PLA is 
described by a cover 
1 ~ ..., , 
C:= (C , ... , l.") of cubes (j: =: (ell'"'' dm , C'm+1 , ... , C'm+n)' 
Each cube corresponds toa product term Pj(BraYlOn, 1984). 
For Ish s m we have, ~ =: " ' " , if input variable ill does not 
appear in product term Pi' ~:: 0, if ih is negative in Pi' and 
~ =: I, if ih is positive in Pr For m+1 sh Sm+n we have 4 =: 
"' ", if product term Pjdoes 1I0t contribute to output 0", and 
4 =: 1, if Pjdoes. Hence each cover describes a multi.output 
boolean function. 
A fau lt/is injected into the PLA by modifying its cover 
to Cf For each stuck-at faull, crosspoint fault and btidging 
fault the modification can be done with linear effort (Daehn, 
1986). 
3, 2 Estimating Faull Detection Probabilities 
A fault/iS detected, if a pattern sets an output variable 
of Crto "TRUE " and the same variable to "FALSE" in C, 
or vice vena. Computing the probability of this event is a 
'-complete problem and in general requires an infeasible 
errort. In Wunderlich (1987) a polynomial sampling 
procedure was presented, which still requires a large 
computing time. We now present a more efficient approach. 
Let C be a cover and let d :=: ICE C I ej = II be the 
subset of all cubes which contribute to output at For a cube 
CE Cdefine 
tc(X):: n 10 
~l 
where Ic = 1 if 'I:: "-".Ic :: XI if 'I:: I, and Ic= 1 -Xi if '1:= 
o. 
For each fault! define the detection function 
d( [O,lr -t [O, I J, dr{X) = I - n (I - d}(X) 
;-+1 
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where 
d}{X) =: {I - n(l-I~X))j n O -IC<X) + 
cEd CE~ 
/1- n (l- 'c<X) J n (l-'C<X) 
c .. 4 c .. d 
Now lei YE {O,l lm be a tuple of constant probabilities Y/ '" ° 
or Y, '" 1. Then Y corresponds toa certain lest pattern Y', and 
we have d}{Y):= 1 if and only if the fault/is detectable at 
outpulj by the pattern Y'. Hence we have 
dr0,) = I <="'> Y' is a test pattcrn for f. 
For noneonSlant values, df..X) .. Pf..X) can be considered as 
all estimation of the detection p robabillty of f. The 
estimation error induced by dr(X) decreases the more the 
values of X arc biased to 0 or 1. 
The formula for df(X) is linear in the size of the PLA's. 
In general we have 
IU C,uCI« LJCr l+I CI, 
[EF rEF 
and the efficiency in evaluatingdr{X) is increased drastically 
by storing the values of 'c (X) for all cubes C involved and 
by storing the values of n {1 - tc (X). 
CECi 
Based on the estimations Pr{X) .. dr(X), the 
weU-known methods for computing multiple sets of weights 
are applied. The results presented in this paper are obtained 
by random patterns corresponding to up to 20 se ts of weights. 
The underlying fault model was the crosspoint fault. 
4, COMPARJSONOFTEST SETS 
4. 1 PLAs and Test Sel Sh.es 
The lest vehicles used were 5 PLAs which (orm part of 
a Ja rgcr chip. Each were individually scanned and therefore 
able to be tested independently. Table 1 summari7.es the 
PLAs and the number of test vecton applied in each test set. 
The PLAs were fabricated using a double metal III CMOS 
process. 
4. Z Generalion TlnlCS 
Table 2 shows teSt generation times for A TG, plaltS/, 
pla/ypus and implant. Times for the first three are in CPU 
seconds on an HP 90001350 while the last is on a Sun 1150. 
Times for planet are not available at the time of writing. 
S. RESULTS A ND CONCLUSIONS 
At the time of writing, results are available from 
testing 2256chips. For the PLAs ADCU, ADCL, ESDI and 
STMD, no difference was observed in the performance of 
any of the test sets. Any failuredelected by one set was also 
dctected by all other sets. 
For the case ol1TG, some vanuiOD occurred, which 
is summarised in Table 3. This table shOWI the number 01 
failed vecton for each test set for each of 7 die for which 
variation occurred, together wilh the lotal number o f 
rejected die by each tcst set. 
Probably due 10 the exclusiveneS$ of eaeh test set 
(there were very few vectors in common), the detected faulty 
chips o f o ther sets were not subselS of those detected by 
PLANAME ADCt 
No. of inputs 14 
No. of OUIPU$ l2 
No. o f terms 6l 
No. 01 FETs Z740 
lUg (HP) 246 
platest (HP) 296 
pfam!t ( McGill) 346 
platypus (Berkeley) 297 
implanl (Karlsruhe) lOOO 
A TG. In pardcular, the highlighted column shows one chip 
which passed all sets CJlccpt tbe wei&hted random patterns, 
where it failed o n one vector. This is mostliltely lorepresent 
a delay fault, although this has 1'101 been eonrtrmed 
Although these variations occurred, they arc not 
statisticaUy significant Btthe 95% confidence level. Thus it 
may be concluded: 
ADCU STMD ESDI 170 
14 21 ,. .. 
64 Z7 
" 
l4 
l3 134 
" 
II. 
3552 2903 3173 4232 
309 400 138 l61 
379 762 542 1522 
422 611 250 716 
381 614 287 766 
3100 6'" '901 41 51 
Table 1. PtAs and teSI sel sizes. 
ADCL ADCU STMD ESDI ITO 
ATG 660 1260 3840 840 3099 
platest 12 17 9l 181 264 
platytpuS 6 8 29 18 46 
impfatU 834 IS" 6613 760 1652 
Table 2. Test generllion times in CPU seconds. 
" " 
to 
" 
total 
" " 
.. 
rejects 
ATG I • 3 30 12 66 60 321 
plattst • • • • • I • 316 
pliJlILt 6 • • • I 
, IS 3'" 
plalypUS • • • • I 118 6 318 
impfatU 2 I • • • • 23 318 
Table 3. Number of vectors causing rejection in the 7 die 
which showed variation between test sets. 
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I. The single stuck-at tcst set performs as wcll as 
either crosspoint test set_ Given thecompleteness 
ofthe conditional stuck-at model, this resuh is nOi 
com pletely sUrprisin g, since many of the 
necessary conditions arc likely to be mel. 
2. Despitc the fact that PLAs are random pattern 
resistant, a set of multiple weights for weighted 
random patterns can be computed in reasonable 
lime, and lhe resultant lest sel performs as well as 
any of tbe more conventional test sets. 
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